Intel SGX Emulation using QEMU

> Prerit Jain Soham Desai

### Overview

Problem Statement
Proposed Solution & Design
Difficulties Faced
What's Next ? Future Work



# Problem Statement: (A short Recap)

•SGX provides a set of new CPU instructions that can be used by applications to set aside private regions of code and data.

•We aimed to create an emulation platform for SGX using 'QEMU' the open source machine emulator.

# Proposed Solution and Design


•Developed QEMU translation core for interpreting and translating new SGX instructions.

•Take advantage of the 'user emulation' feature of QEMU. Created a User space Library providing support for both User and Kernel Space SGX functionalities.

•Provide Access Control, Data Structures within QEMU

•Cryptographic functionality using Polar SSL Crypto Library

#### **Overview of Modifications**



#### Decoding Logic to Interpret New Instructions

```
env->regs[R_EAX] = 0;
env->eflags &= ~CC_Z;
```

#### EXIT:

```
/* clear flags : CF, PF, AF, OF, SF */
env->eflags &= ~(CC_C | CC_P | CC_A | CC_S | CC_0);
```

/oid helper\_sgx\_enclu(CPUX86State \*env)

sgx\_dbg(trace,

"R\_EAX=0x%"PRIx64", R\_EBX=0x%"PRIx64"
"R\_RCX=0x%"PRIx64", R\_ROX=0x%"PRIx64,
env->regs[R\_EAX],
env->regs[R\_EBX],
env->regs[R\_ECX],
env->regs[R\_EDX]);
switch (env->regs[R\_EAX]) {

```
case ENCLU EENTER:
    sgx_eenter(env);
    break;
case ENCLU EEXIT:
    sgx_eexit(env);
    break:
case ENCLU_EGETKEY:
    sgx_egetkey(env);
    break;
case ENCLU ERESUME:
    sqx eresume(env);
    break:
case ENCLU_HANDLE_EVENT:
    sgx_ehandler(env);
    break;
default:
    sgx_err("not implemented yet");
```

(\* popent for ECREATE error check \*/

#### **Providing Access Control**

Dedicate Virtual Space for the Enclave Page Cache.
(During Initialization of QEMU)
Check all Load/ Stores within QEMU translation.
(During Translation phase)
Prevent Access if address falls within the dedicated region if not in Enclave mode.

```
mem_addr = cpu_ldq_data(env, a0);
// Non-Enclave Mode Access
if(!env->cregs.CR_ENCLAVE_MODE) {
   if(checkEINIT(env) && enclave Access) {
      if(checkRange(mem_addr) || (mem_addr == (uint64_t)epcm) || (mem_addr == (uint64_t)process_priv_key)
                              || (mem_addr == (uint64_t)process_pub_key) || (checkEnclaveFunctions(mask(mem_addr, PAGE SIZE)
         if(checkEnclaveState()) 
             setEnclaveState(fa
                                se):
             updateEntry(mem_addr);
             return:
         if(((checkLastFuncEntries(mem_addr)) || checkSpecificFunction(mem_addr))) {
             return;
         sgx_dbg(trace,
                                        ge: Accessed %lX ", mem addr);
         raise_exception(env, EXCPOD_GPF);
if(env->creqs.CR ENCLAVE MODE) {
 if(((checkRange(mem_addr)) &&
     (!(mem_addr >= env->creqs.CR_ELRANGE[0]) &&
       (mem_addr <= (env->cregs.CR_ELRANGE[0] + env->cregs.CR_ELRANGE[1])))) || checkOtherEnclaveFunctions(curr_Eid, mem_add
        sgx_dbg(trace,
                                                   %lX", mem_addr);
       sgx dbg(trace,
                                                                           ");
        raise_exception(env, EXCPOD_GPF);
```

#### Static Library Snippets

```
enclu(enclu_cmd_t leaf, u64 rbx, u64 rcx, u64 rdx, out_regs_t* out_regs)
oid
   asm(
              "((u32)leaf),
              (rbx),
              (rcx),
              (rdx));
  if(out_regs !=
                   ULL) {
       asm volatile ("" : : : "memory"); // Compile time Barrier
       asm volatile ("movl %%eax, %0\n\t
                '(out_regs->oeax),
               (out_regs->orbx),
               (out_regs->orcx),
               (out regs->ordx)):
```

#### **Difficulties Faced**

•Understanding QEMU semantics. Its Internal Representation of x86 architecture, control flow, translation of guest to host operations.

•Collaboration with multiple contributors. (ensuring segregation of work and interoperability of modules created by different individuals)

# **Approaching Completion**

•Exception Handling Mechanism:

•Currently working with a basic exception such as a Floating Point Exception(FPE) but need to take into account different asynchronous exits.

#### **Some Statistics**

•Total Lines of Code Added: 5000 +

•Total GIT Commits : 350 +

Number of Contributors: 5
 Professors: Dr. Taesoo Kim, Dr. Dongsu Han (KAIST)

 Students: Seongmin(KAIST), Prerit Jain, Soham Desai

•What we Learned :

Emulation using QEMU, Development of Console Application, shared and static libraries, kernel module, x86 Architecture, Unit Testing, Device Driver, GUI development using QT.

### **Future Work Possibilities**

•Showcasing SGX functionalities for different applications and creating prototypes.

•Providing SGX Support for Applications built for different platforms like ARM, SPARC, etc. by using QEMU translation

Extending Emulation support for remaining SGX instructions



Time for Q & A !! Questions for us?

# Back Up

### **Overview of Enclave Creation**

1.Application hands over Enclave content to OS enclave creation service. (ENCLS Leaf Instructions)

- •Initial Setup, Reserving Memory, Basis Data Structures -> ECREATE Instruction
- •Committing pages from protected storage for code and data -> EADD Instruction
- •Finalize Measurement and complete creation process -> EINIT Instructions

**1.Once the Enclave is created**, the application can execute ENCLU leaf instructions.

•Entering into the enclave, performing a context switch to the Enclave execution context -> EENTER

•Restoring the context and exiting the enclave -> EEXIT

Thus for showcasing a Simple Application we need to emulate the following instructions ECREATE, EADD, EINIT, EENTER, EEXIT -> Our Primary target.

# SGX and QEMU Architecture

#### **Intel SGX**

2 New Instructions -ENCLU (For User Space) -ENCLS (For Kernel) Each has multiple leaf Instructions which together provide the complete SGX functionality

#### QEMU

Interpreting the new Opcode And Leaf functions and providing The functionality expected from Hardware.

