# CS3210: Interrupts

Tim Andersen

## Interrupt

- An interrupt informs the CPU that a service is needed
- Sources of interrupts
  - Internal faults: divide by zero, overflow
  - User software
  - Hardware
  - Reset

## **x86 Exceptions and Interrupts**

- Every Exception/Interrupt type is assigned a number
  - its vector

When an interrupt occurs, the vector determines what code is invoked to handle the interrupt

- JOS example:
  - vector 14 → page fault handler
  - vector 32 → clock handler → scheduler

## **Hardware Interrupts**

## Non-Maskable Interrupts

- Never ignored, e.g., power failure, memory error
- In x86, vector 2, prevents other interrupts from executing.

### INTR Maskable

- Ignored when IF in EFLAGS is 0
- Enabling/disabling: sti : set interrupt cli : clear interrupt


### INTA

Interrupt acknowledgement

# PIC: Programmable Interrupt Controller (8259A)

- Has 16 wires to devices (IRQ0-IRQ16)
- Can be programmed to map IRQ0-15 → vector number
- Vector number is signaled over INTR line
- In JOS/lab4
  - vector ← (IRQ# + OFFSET)

# **PIC Diagram**



## "Software" interrupt: INT

- Intentionally interrupts
  - x86 provides the INT instruction
  - Invokes the interrupt handler for the vector (0-255)
  - JOS: INT 0x30 for system calls
- Entering: int N
- Exiting: iret

## The INT instruction

- The INT instruction has the following steps:
  - decide the vector number, in this case it's the 0x40 in int 0x40
  - fetch the interrupt descriptor for vector 0x40 from the IDT. The CPU finds it by taking the 0x40'th 8-byte entry starting at the physical address that the IDTR CPU register points to.
  - check that CPL <- DPL in the descriptor (but only if INT instruction).</li>
  - save ESP and SS in a CPU-internal register (but only if target segment selector's PL < CPL).</li>

## The INT instruction (cont)

- Continued
  - load SS and ESP from TSS ("")
  - push user SS ("")
  - push user ESP ("")
  - push user EFLAGS
  - push user CS
  - push user EIP
  - clear some EFLAGS bits
  - set CS and EIP from IDT descriptor's segment selector and offset

## **Example: entering (usys.S)**

vectorN → alltraps → trap() → syscall()

```
01
      #define SYSCALL(name)
02
        .globl name;
03
        name:
04
          movl $SYS ## name, %eax; \
          int $T SYSCALL;
05
06
          ret
07
     SYSCALL(fork)
08
      SYSCALL(exit)
09
10
```

## **Example: exiting (trapasm.S)**

• syscall() → trapret() → iret

```
.globl trapret
01
02
     trapret:
03
       popal
04
       popl %gs
       popl %fs
05
06
       popl %es
07
       popl %ds
       addl $0x8, %esp # trapno and errcode
08
09
       iret
```

## Interrupt Vector (vector.S)

• int 0 → vector0

```
01  # handlers
02  vector0:
03    pushl $0
04    pushl $0
05    jmp alltraps
06    ...
07
08  # vector table
09  vectors:
10    .long vector0
11    .long vector1
12    ...
```

## **Interrupt Vector**

Some vectors need to push 0 for their error code and others do not

```
01
    vector0:
02
      pushl $0 ; error code
03 pushl $0 ; #vector
    jmp alltraps
04
05
06
    . . .
    vector8:
   pushl $8
08
                  : #vector
    jmp alltraps
10
```

## **Trap Handling DEMO**

- int 0x40 entered the kernel at vector64, generated by vectors.pl.
  - b vector64
- What is the current CPL? How was it set?
  - Could the user abuse the INT instruction to exercise privilege or break the kernel?
- x/6x \$esp in order to see what int put on the stack.
  - Compare to handout figure?
  - What stack is being used?
- x/3i vector64

## **Trap Return**

- syscall() returns to trap(), and trap() returns to alltraps
- b trap.c:44 (instruction after call syscall).
  - print \*tf
  - What is different and why?
  - si until popal.
  - x/19x \$esp to see the trap frame again.
- single-step until iret, x/5x \$esp, single-step
  - into user space. Print the registers and stack.

## **Fault Handling Traps**

- What would happen if a user program divided by zero?
  - What if kernel code divided by zero?
- In Unix, traps often get translated into signals to the process.
  - Some traps, though, are (partially) handled internally by the kernel
    - -- which ones?
- Some traps push an extra error code onto the stack (typically containing the segment descriptor that caused a fault).
  - But this error code isn't pushed by the INT instruction.

## **JOS Trap Frame**

```
struct Trapframe {
  struct PushRegs tf regs;
 uint16 t tf es;
  uint16 t tf padding1;
  uint16 t tf ds;
 uint16 t tf padding2;
 uint32 t tf trapno;
  /* below here defined by x86 hardware */
  uint32 t tf err;
  uintptr t tf eip;
  uint16 t tf cs;
  uint16 t tf padding3;
  uint32 t tf eflags;
 /* below here only when crossing rings, such as from user to kernel */
  uintptr t tf esp;
 uint16 t tf ss;
  uint16 t tf padding4;
} attribute ((packed));
```

## Real-mode

- For any INT n, n is multiplied by 4
  - In the address "4n" the offset address the handler is found
- Example:Intel has set aside INT 2 for the NMI interrupt
  - Whenever the NMI pin is activated, the CPU jumps to physical memory location 00008 to fetch the CS:IP of the interrupt service routine associated with the NMI.
- In protected mode, this scheme is replaced by the Interrupt Descriptor
   Table

## **Interrupt Descriptor Table**

### IDT

- Table of 256 8-byte entries (similar to GDT)
- In JOS: Each specifies a protected entry-point into the kernel
- Located anywhere in memory

## IDTR register

Stores current IDT

## lidt instruction

- Loads IDTR with address and size of the IDT
- Takes in a linear address

# Interrupt Descriptor Table Diagram




Figure 6-1. Relationship of the IDTR and IDT

## Initializing IDT in xv6 (trap.c)

main() → tvinit()

```
void tvinit(void)
02 {
03
     int i:
     for (i = 0; i < 256; i++)
04
        SETGATE(idt[i], 0, SEG KCODE<<3, vectors[i], 0);</pre>
05
06
07
    // Q?
     SETGATE(idt[T SYSCALL], 1, SEG KCODE<<3, \</pre>
08
                vectors[T SYSCALL], DPL USER);
09
10 }
```

# Initializing IDT in xv6 (trap.c)

```
• main() → idtinit()


01 void
02 idtinit(void)
03 {
04  lidt(idt, sizeof(idt));
05 }
```

## **Interrupt Descriptor Entry**

- Offset is a 32-bit value split into two parts pointing to the destination IP or EIP
- Segment selector points to the destination CS in the kernel
- Present flag indicates that this is a valid entry
- Descriptor Privilege Level indicates the minimum privilege level of the caller to prevent users from calling hardware interrupts directly
- Size of gate can be 32 bits or 16 bits
- Gate can be interrupt ( int instruction) or trap gate

## **Interrupt Descriptor Entry**

#### Interrupt/trap gate



# **Interrupt Descriptor Table**




Figure 6-3. Interrupt Procedure Call

## **Predefined Interrupt Vectors**

- 0 : Divide Error
- 1 : Debug Exception
- 2 : Non-Maskable Interrupt
- 3 : Breakpoint Exception (e.g., int3)
- 4 : Invalid Opcode
- 13 : General Protection Fault
- 14 : Page Fault
- 18 : Machine Check (abort)
- 32-255 : User Defined Interrupts


## **Software Exceptions**

- Processor detects an error condition while executing
- E.g., divl %eax, %eax
  - Divide by zero if eax = 0
- E.g., movl %ebx, (%eax)
  - Page fault or seg violation if eax is unmapped
- E.g., jmp \$BAD\_JMP
  - General Protection Fault (jmpd out of CS)

## **Example: Divide Error**

```
01 int main(int argc, char **argv)
02 {
03
   int x, y, z;
    if (argc < 3)
04
       exit();
05
06
07
    x = atoi(argv[1]);
     y = atoi(argv[2]);
08
09
    // Q?
09
10 z = x / y;
   printf(1, "%d / %d = %d\n", x, y, z);
11
     exit();
12
13 }
```

# **Example: 0/0 = ?**







# Let's implement, 0/0 = 0!

• Q: plan?

```
$ div 0 0
0 / 0 = 0
$
```