#### CS3210: Interrupts

Dr. Tim Andersen

#### Administrivia

- Quiz 1 on Thursday, 2/16.
- Final Project Pre-Proposal due 2/20.
- Lab 3 Part A due 2/24 (Part B due the following week).

# Quiz 1

- 80 minutes
- Open notes and laptop, NO internet
- Hand Written (no electronic submissions but you may be asked to run code or shell commands)
- Covers:
  - Lab 1-2, Chapter 0-2, Appendix A/B
  - Lectures up to and including Lecture 6
  - Tutorials up to and including Tutorial 4
- Be sure to understand the following:
  - Boot up sequence
  - Segmentation and Isolation
  - Shells and OS organization (syscalls, fork, pipe, FDs, etc.)
  - Virtual memory (including x86 architecture)
  - C coding
  - x86 assembly that has been used in labs, lectures, and tutorials so-far
  - Calling conventions (stack frames, etc.)
- Old MIT 6.828 quizzes (which are the same format) are linked from CS3210 website's references (at the bottom)

# Interrupt

- An interrupt informs the CPU that a service is needed
- Sources of interrupts
  - Internal faults: divide by zero, overflow
  - User software
  - Hardware
  - Reset

Def: An event external to the currently executing process that causes a change in the normal flow of instruction execution; usually generated by hardware devices external to the CPU.\*

\* "Design and Implementation of the FreeBSD Operating System", Glossary

# Why Interrupts?

- People can't use a CPU without things attached to it
  - Keyboard, mouse, screen, disk drives, network cards, etc.
- Also want to have the ability to stop a running program when it messes something up and clean up.
- Devices need CPU services at unpredictable times.
- Want the CPU busy doing useful work between events but also stop what it is doing and service those events in a timely manner.

# Polling?

• Have the CPU periodically check each device to see if it needs attention

# Polling?

- Have the CPU periodically check each device to see if it needs attention
  - Inefficient if events are on a slow timescale
  - If events happen rapidly, can be more efficient.
- Polling is like checking your phone every few seconds to see if you have a message.
- Interrupts is like waiting for your phone to play a sound when you have a message

# x86 Exceptions and Interrupts

- Every Exception/Interrupt type is assigned a number

   its vector
- When an interrupt occurs, the vector determines what code is invoked to handle the interrupt
- JOS example:
  - vector 14 -> page fault handler
  - vector 32 -> clock handler -> scheduler

#### Hardware Interrupts

#### • Non-Maskable Interrupts

- Never ignored, e.g., power failure, memory error
- In x86, vector 2, prevents other interrupts from executing.


#### • INTR Maskable

- Ignored when [[IF]] in EFLAGS is 0
- Enabling/disabling:
  - `sti`: set interrupt
  - `cli`: clear interrupt
- INTA
  - Interrupt acknowledgement

## PIC: Programmable Interrupt Controller (8259A)

- Has 16 wires to devices (IRQ0-IRQ16)
- Can be programmed to map IRQ0-15 -> vector number
- Vector number is signaled over INTR line
- In JOS/lab4
  - vector <- (IRQ# + OFFSET)</li>

# **PIC Diagram**



# "Software" interrupt: INT

- Intentionally interrupts
  - x86 provides the INT instruction
  - Invokes the interrupt handler for the vector (0-255)
  - JOS: INT 0x30 for system calls
    - xv6: INT 0x40 for system calls
- Entering: int N
- Exiting: iret

#### The INT instruction

- The INT instruction has the following steps:
  - decide the vector number, in this case it's the 0x40 in int 0x40
  - fetch the interrupt descriptor for vector 0x40 from the IDT. The CPU finds it by taking the 0x40'th 8-byte entry starting at the physical address that the IDTR CPU register points to.
  - check that CPL <= DPL in the descriptor (but only if INT instruction).
  - save ESP and SS in a CPU-internal register (but only if target segment selector's PL < CPL).</li>
  - $\circ~$  load SS and ESP from TSS ("")
  - push user SS ("")
  - push user ESP ("")
  - push user EFLAGS
  - push user CS
  - push user EIP
  - clear some EFLAGS bits
  - set CS and EIP from IDT descriptor's segment selector and offset

# Example: entering (usys.S)

vectorN -> alltraps -> trap() -> syscall()

```
#define SYSCALL(name)
01
02
        .globl name;
03
        name:
04
          movl $SYS_ ## name, %eax;
05
          int $T SYSCALL;
06
          ret
07
08
      SYSCALL(fork)
09
      SYSCALL(exit)
10
      . . .
```

# Example: exiting (trapasm.S)

syscall() -> trapret() -> iret

01	.globl trapret	
02	trapret:	
03	popal	
04	popl %gs	
05	popl %fs	
06	popl %es	
07	popl %ds	
08	addl \$ <mark>0</mark> x8, %esp	# trapno <b>and</b> errcode
09	iret	
08	addl \$ <mark>0</mark> x8, %esp	# trapno <b>and</b> errcode

# Interrupt Vector (vector.S)

int 0 -> vector0

```
# handlers
01
02
   vector0:
   pushl $0
03
   pushl $0
04
   jmp alltraps
05
06
   . . .
07
08
   # vector table
09
   vectors:
   .long vector0
10
11
   .long vector1
12
    . . .
```

#### **Interrupt Vector**

• Some vectors need to push 0 for their error code and others do not

```
vector0:
01
   pushl $0 ; error code
pushl $0 ; #vector
jmp alltraps
02
03
04
05
06
    . . .
07
   vector8:
   pushl $8 ; #vector
08
09
   jmp alltraps
10
      . . .
```

# Trap Handling DEMO

- int 0x40 entered the kernel at vector64, generated by vectors.pl. b vector64
- What is the current CPL? How was it set?
  - Could the user abuse the INT instruction to exercise privilege or break the kernel?
- x/6x \$esp in order to see what int put on the stack.
  - What stack is being used?
- x/3i vector64
  - vector64 pushes a few items on the stack and then jumps to alltraps.
  - Why not have vector 64 in the IDT point directly to alltraps?
- Single-step alltraps until pushl %esp, then x/19x \$esp.
  - Compare with struct trapframe (x86.h)
- At the start of trap(), what is tf->trapno?
  - How was it set?

# Trap Return

- syscall() returns to trap(), and trap() returns to alltraps
- b trap.c:44 (instruction after call syscall).
  - print \*tf
  - What is different and why?
  - si until popal.
  - $\circ x/19x$  \$esp to see the trap frame again.
- single-step until iret, x/5x \$esp, single-step
  - into user space. Print the registers and stack.

# Fault Handling Traps

- What would happen if a user program divided by zero? What if kernel code divided by zero?
- In Unix, traps often get translated into signals to the process.
  - Some traps, though, are (partially) handled internally by the kernel --which ones?
- Some traps push an extra error code onto the stack (typically containing the segment descriptor that caused a fault).
  - But this error code isn't pushed by the INT instruction.
  - Can the user confuse the kernel by invoking INT 0xc (or any other vector that usually pushes an error code)? Why not?

# JOS Trap Frame

```
struct Trapframe {
  struct PushRegs tf regs;
  uint16 t tf es;
  uint16 t tf padding1;
  uint16_t tf ds;
  uint16_t tf padding2;
  uint32 t tf trapno;
  /* below here defined by x86 hardware */
  uint32 t tf err;
  uintptr t tf eip:
 uint16 t tf cs:
  uint16 t tf padding3;
  uint32 t tf eflags;
  /* below here only when crossing rings, such as from user to kernel */
  uintptr t tf esp:
 uint16 t tf ss;
 uint16 t tf padding4;
} attribute ((packed));
```

# Real-mode

- For any INT n, n is multiplied by 4
  - In the address "4n" the offset address the handler is found
- Example:Intel has set aside INT 2 for the NMI interrupt
  - Whenever the NMI pin is activated, the CPU jumps to physical memory location 00008 to fetch the CS:IP of the interrupt service routine associated with the NMI.
- In protected mode, this scheme is replaced by the Interrupt Descriptor Table

# Interrupt Descriptor Table

• IDT

- Table of 256 8-byte entries (similar to GDT)
- In JOS: Each specifies a protected entry-point into the kernel
- $\circ~$  Located anywhere in memory
- IDTR register
  - Stores current IDT
- lidt instruction
  - Loads IDTR with address and size of the IDT
  - Takes in a linear address

## Interrupt Descriptor Table Diagram




Figure 6-1. Relationship of the IDTR and IDT

# Initializing IDT in xv6 (trap.c)

• main() -> tvinit()

```
01 void tvinit(void)
02
   {
03
   int i:
    for (i = 0; i < 256; i++)
04
        SETGATE(idt[i], 0, SEG KCODE<<3, vectors[i], 0);</pre>
05
06
07
    // Q?
   SETGATE(idt[T_SYSCALL], 1, SEG_KCODE<<3, \</pre>
08
09
                vectors[T SYSCALL], DPL USER);
10 }
```

# Initializing IDT in xv6 (trap.c)

• main() -> idtinit()

```
01 void
02 idtinit(void)
03 {
04 lidt(idt, sizeof(idt));
05 }
```

# Interrupt Descriptor Entry

- Offset is a 32-bit value split into two parts pointing to the destination IP or EIP
- Segment selector points to the destination CS in the kernel
- Present flag indicates that this is a valid entry
- Descriptor Privilege Level indicates the minimum privilege level of the caller to prevent users from calling hardware interrupts directly
- Size of gate can be 32 bits or 16 bits
- Gate can be interrupt (int instruction) or trap gate

## Interrupt Descriptor Entry

#### Interrupt/trap gate 8 7 16 15 14 13 12 5 4 0 31 т D y p 0 D 1 1 Offset 31..16 Ρ Ρ 0 0 0 Т è 31 16 15 0 Segment selector Offset 15..0 Туре 0=Interrupt gate Ρ Present 1=Trap gate DPL Descriptor privilege level Selector Destination CS (CPL required to invoke gate) Size of gate (0=16-bits, 1=32-bits) Offset Destination IP or EIP D

#### Interrupt Descriptor Table




Figure 6-3. Interrupt Procedure Call

# **Predefined Interrupt Vectors**

- 0: Divide Error
- 1: Debug Exception
- 2: Non-Maskable Interrupt
- 3: Breakpoint Exception (e.g., int3)
- 4: Invalid Opcode
- 13: General Protection Fault
- 14: Page Fault
- 18: Machine Check (abort)
- 32-255: User Defined Interrupts


# Software Exceptions

- Processor detects an error condition while executing
- E.g., divl %eax, %eax
  - Divide by zero if eax = 0
- E.g., movl %ebx, (%eax)
  - Page fault or seg violation if eax is unmapped
- E.g., jmp \$BAD\_JMP
  - General Protection Fault (jmpd out of CS)

# Example: Divide Error

```
int main(int argc, char **argv)
01
02 {
03
   int x, y, z;
04
   if (argc < 3)
05
       exit();
06
07
  x = atoi(argv[1]);
   y = atoi(argv[2]);
08
09
09
   // Q?
10 z = x / y;
11 printf(1, "%d / %d = %d\n", x, y, z);
12 exit();
13 }
```

# Example: 0/0 = ?



# Let's implement, 0/0 = 0!

• Q: plan?

\$ div 0 0 0 / 0 = 0 \$